

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/745,104	12/20/2000	Ryo Inoue	10559-391001/P10256-ADI	6933
20985	7590 11/19/2003		EXAMI	NER
FISH & RICHARDSON, PC			HARKNESS, CHARLES A	
12390 EL CAMINO REAL SAN DIEGO, CA 92130-2081			ART UNIT	PAPER NUMBER
••••••••••••••••••••••••••••••••••••••			2183	
•		•	DATE MAILED: 11/19/2003	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
Office Action Summan.	09/745,104	INOUE ET AL.			
Office Action Summary	Examiner	Art Unit			
The MAN INC DATE AND	Charles A Harkness	2183			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).  Status	36(a). In no event, however, may a reply y within the statutory minimum of thirty (3 vill apply and will expire SIX (6) MONTHS	by be timely filed  O) days will be considered timely.  South the mailing date of this communication.			
1) Responsive to communication(s) filed on 20 L	<u>December 2000</u> .				
2a)☐ This action is <b>FINAL</b> . 2b)⊠ Th	is action is non-final.				
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. <b>Disposition of Claims</b>					
4)⊠ Claim(s) <u>1-30</u> is/are pending in the application					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-30</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9) The specification is objected to by the Examiner.					
10) $\boxtimes$ The drawing(s) filed on <u>27 April 2001</u> is/are: a) $\boxtimes$ accepted or b) $\square$ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.					
If approved, corrected drawings are required in reply to this Office action.					
12) The oath or declaration is objected to by the Examiner.					
Priority under 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) All b) Some * c) None of:					
1. Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
<ul> <li>a) ☐ The translation of the foreign language provisional application has been received.</li> <li>15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.</li> </ul>					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4.	4) Interview Sumi 5) Notice of Inform 6) Other:	mary (PTO-413) Paper No(s) nal Patent Application (PTO-152)			
S. Patent and Trademark Office					

U.S. Patent and Trademark Offic PTOL-326 (Rev. 04-01)

Art Unit: 2183

### **DETAILED ACTION**

#### Papers Submitted

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Drawings as received on 04/27/01; Information Disclosure Statement as received on 11/21/02; and Change of Address as received on 12/16/02.

# Specification

- 2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.
- 3. The applicant or their representatives are urged to review the specification and submit corrections for all mistakes of a grammatical, clerical, or typographical nature.

# Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1-18 and 20-25 are rejected under 35 U.S.C. 102(b) as being anticipated by Atkins et al., U.S. Patent Number 5,898,866 (herein referred to as Atkins).
- 5. Referring to claim 1 Atkins has taught a method comprising:

propagating a first loop condition of a hardware loop via a first pipeline of a pipelined processor (Atkins figure 2 reference 20A, column 2 lines 14-50; shows that Atkins has taught a pipelined processor); and

Art Unit: 2183

propagating a second loop condition via a second pipeline of the pipelined processor (Atkins figure 2 reference 20B, column 2 lines 14-50; shows that Atkins has taught a pipelined processor).

6. Referring to claim 2 Atkins has taught further comprising:

writing the loop conditions to a first set of registers prior to propagating the loop conditions (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C), and

writing the loop conditions to a second set or registers after propagating the loop conditions (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C).

- 7. Referring to claim 3 Atkins has taught wherein the first and second loop conditions are propagated in parallel (Atkins column 4 lines 12-44, column 3 lines 1-20).
- 8. Referring to claim 4 Atkins has taught further comprising propagating a third loop condition via a third pipeline (Atkins figure 2 reference 20C, column 2 lines 14-50; shows that Atkins has taught a pipelined processor).
- 9. Referring to claim 5 Atkins has taught further comprising generating the loop conditions of the hardware loop prior to writing the loop conditions to the first set of registers (Atkins column 2 lines 14-49; the conditions would have to be generated before being stored in a register, otherwise the hardware would not know the value to store).

Art Unit: 2183

- 10. Referring to claim 6 Atkins has taught wherein generating the loop conditions comprise calculating at least one of the loop conditions from program counter relative data in a loop setup instruction (Atkins column 10 lines 16-24; the value of the program counter after it has been incremented is stored as the top of the loop value).
- 11. Referring to claim 7 Atkins has taught a method comprising:

calculating a first loop condition of a hardware loop from a loop setup instruction using a first arithmetic logic unit in a first pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C); and

calculating a second loop condition of the hardware loop from the loop setup instruction using a second arithmetic logic unit in a second pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C).

- Referring to claim 8 Atkins has taught further comprising writing the first and second loop conditions to a first set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers).
- 13. Referring to claim 9 Atkins has taught further comprising:

calculating a third loop condition of the hardware loop from the loop setup instruction using a third arithmetic logic unit in a third pipeline (Atkins figures 2-4, column 2 lines 14-50,

Art Unit: 2183

column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C); and

writing the first, second and third loop conditions to a first set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers).

- 14. Referring to claim 10 Atkins has taught wherein calculating the first loop condition and calculating the second loop condition occur in parallel (Atkins column 4 lines 12-44, column 3 lines 1-20).
- 15. Referring to claim 11 Atkins has taught further comprising propagating the first loop condition to a second set of registers via a first pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).
- Referring to claim 12 Atkins has taught further comprising propagating the second loop condition to the second set of registers via a second pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).

Art Unit: 2183

17. Referring to claim 13 Atkins has taught an apparatus comprising:

a first pipeline including a first arithmetic logic unit and a second pipeline including a second arithmetic logic unit (Atkins figure 2 and figure 3 reference 20-4C), and

a control unit coupled to the pipelines (Atkins figure 2 reference 26, column 4 lines 12-44), the control unit adapted to:

calculate a first loop condition of a hardware loop from a loop setup instruction using the first arithmetic logic unit in the first pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55, figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C); and

calculate a second loop condition of the hardware loop from a loop setup instruction using the second arithmetic logic unit in the second pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C).

18. Referring to claim 14 Atkins has taught further comprising a first set of registers coupled to the control unit, wherein the control unit is further adapted to write the first and second loop conditions of the hardware loop to the first set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers; the registers are coupled to the control unit indirectly from the execution units, since the registers are a part of the execution units and the execution units are coupled to the control unit).

Art Unit: 2183

19. Referring to claim 15 Atkins has taught further comprising a third pipeline coupled to the control unit, the third pipeline including a third arithmetic logic unit (Atkins figure 2 and figure 3 reference 20-4C), the control unit further adapted to:

calculate a third loop condition of the hardware loop from the loop setup instruction using the third arithmetic logic unit in the third pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C); and

write the first, second and third loop conditions of the hardware loop to the first set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers).

- 20. Referring to claim 16 Atkins has taught further comprising a second set of registers coupled to the control unit, wherein the control unit is further adapted to propagate at least one of the loop conditions to the second set of registers via the first pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).
- 21. Referring to claim 17 Atkins has taught further adapted to propagate at least one of the loop conditions to the second set of registers via the second pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together

Art Unit: 2183

are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).

22. Referring to claim 18 Atkins has taught further comprising a second set of registers coupled to the control unit, the control unit further adapted to:

propagate at least one of the loop conditions to the second set of registers via the first pipeline, propagate at least one of the loop conditions to the second set of registers via the second pipeline, and propagate at least one of the loop conditions to the second set of registers via the third pipeline(Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).

- 23. Referring to claim 20 Atkins has taught wherein at least one of the pipelines is a data address generation pipeline (Atkins column 6 lines 33-48, figure 3 reference D-BUS; at least a part of the pipeline is concerned with data address generation).
- 24. Referring to claim 21 Atkins has taught wherein at least one of the pipelines is a system pipeline (Atkins figures 2-3, column 4 lines 13-44; all of the pipelines are a part of the system).
- 25. Referring to claim 22 Atkins has taught an apparatus comprising a set of registers, a first pipeline, and a second pipeline (Atkins figure 2 column 2 lines 14-50); and

a control unit coupled to the set of registers, the first pipeline and the second pipeline (Atkins figure 2 reference 26, column 4 lines 12-44), the control unit adapted to:

Art Unit: 2183

propagate at least one loop condition of a hardware loop to the set of registers via the first pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation); and

propagate at least one loop condition of the hardware loop to the set of registers via the second pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).

Referring to claim 23 Atkins has taught wherein the set of registers are a second set of registers, the apparatus further including a first set of registers coupled to the control unit (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers; the registers are coupled to the control unit indirectly from the execution units, since the registers are a part of the execution units and the execution units are coupled to the control unit), wherein the control unit is further adapted to:

write the loop conditions of the hardware loop to the first set of registers prior to propagating at least one of the loop conditions to the second set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the

Art Unit: 2183

hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers).

- 27. Referring to claim 24 Atkins has taught wherein at least one of the pipelines is a data address generation pipeline (Atkins column 6 lines 33-48, figure 3 reference D-BUS; at least a part of the pipeline is concerned with data address generation).
- 28. Referring to claim 25 Atkins has taught wherein at least one of the pipelines is a system pipeline (Atkins figures 2-3, column 4 lines 13-44; all of the pipelines are a part of the system).

#### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 29. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Atkins in view of Tran U.S. Patent Number 6,003,128 (herein referred to as Tran).
- 30. Referring to claim 19 Atkins has not taught wherein the first set of registers are speculative registers. Tran has taught wherein the first set of registers are speculative registers (Tran abstract). Tran has taught that using speculative processing with predictions reduces the processing time needed by the system to complete a program (Tran column 2 line 34-column 3 line 5). One of ordinary skill in the art at the time of the invention would have recognized that adding speculative loop prediction and execution to Atkins would increase the speed of the loop execution taking place in the system of Atkins. Therefore, it would have been obvious to one of

Art Unit: 2183

ordinary skill in the art at the time of the invention to implement speculative loop processing to increase the speed of execution of the instructions.

- 31. Claims 26-30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Atkins.
- 32. Referring to claim 26 Atkins has taught a system comprising:

wherein a processor includes a first set of registers (Atkins figures 2 and 4; fig. 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers), a first pipeline, a second pipeline, and a control unit (Atkins figure 2 reference 26, column 4 lines 12-44) adapted to calculate a first loop condition of a hardware loop from a loop setup instruction using a first arithmetic logic unit in the first pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; figure 2 and figure 3 reference 20-4C), calculate a second loop condition of the hardware loop from the loop setup instruction using a second arithmetic logic unit in the second pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; figure 2 and figure 3 reference 20-4C); and

write the first and second loop conditions of the hardware loop to the first set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers).

Page 12

Application/Control Number: 09/745,104

Art Unit: 2183

- 33. Atkins has not taught a static random access memory device and a processor coupled to the static random access memory device. Atkins has taught a cache and a processor coupled to the cache (Atkins figure 1). Official Notice is taken that it is well known in the art that caches are implemented using static random access memory. One of ordinary skill in the art at the time of the rejection would recognize that using static random access memory would allow the cache memory to provide the instructions and data to the processor faster that dynamic random access memory, thus making static random access memory a more desirable memory for caches. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use static random access memory as the cache memory of Atkins to provide the instructions and data more quickly to the processor, which reduces the time required by execution.
- 34. Referring to claim 27 Atkins has taught including a third pipeline, the control unit further adapted to:

calculate a third loop condition of the hardware loop from the loop setup instruction using a third arithmetic logic unit in the third pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; figure 2 and figure 3 reference 20-4C); and

write the first, second and third loop conditions of the hardware loop to the first set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers).

Art Unit: 2183

# 35. Referring to claim 28 Atkins has taught a system comprising:

wherein the processor includes a first set of registers (Atkins figures 2 and 4; fig. 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers), a second set of registers (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system), a first pipeline, a second pipeline, and a control unit (Atkins figure 2 reference 26, column 4 lines 12-44) adapted to:

write loop conditions of a hardware loop to the first set of registers (Atkins figure 2 reference 20, figure 4, column 2 lines 14-50, column 9 line 66-column 10 line 55, figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C; all of the registers used for the setloop hardware in all of the processors is a set of 3 setloop hardware registers);

propagate at least one of the loop conditions to the second set of registers via the first pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation); and

propagate at least one of the loop conditions to the second set of registers via the second pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).

Art Unit: 2183

- 36. Atkins has not taught a static random access memory device and a processor coupled to the static random access memory device. Atkins has taught a cache and a processor coupled to the cache (Atkins figure 1). Official Notice is taken that it is well known in the art that caches are implemented using static random access memory. One of ordinary skill in the art at the time of the rejection would recognize that using static random access memory would allow the cache memory to provide the instructions and data to the processor faster that dynamic random access memory, thus making static random access memory a more desirable memory for caches. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use static random access memory as the cache memory of Atkins to provide the instructions and data more quickly to the processor, which reduces the time required by execution.
- Referring to claim 29 Atkins has taught further including a third pipeline, the control unit further adapted to propagate at least one of the loop conditions to the second set of registers via the third pipeline (Atkins figure 4 reference 50, column 10 lines 16-24; the instruction-address registers for all of the execution units together are a set of 3 instruction-address registers for the system, the value of the TOP register is propagated to the instruction-address register set in all of the pipelines when necessary by the hardware performing a loop operation).
- 38. Referring to claim 30 Atkins has taught further adapted to:

calculate a first loop condition of the hardware loop from a loop setup instruction using a first arithmetic logic unit in the first pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C); and

Page 14

Art Unit: 2183

calculate a second loop condition of the hardware loop from the loop setup instruction using a second arithmetic logic unit in the second pipeline (Atkins figures 2-4, column 2 lines 14-50, column 9 line 66-column 10 line 55; figure 4 is the hardware for the setloop, which is present in all of the execution units, 20A-C).

#### Conclusion

39. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure as follows. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR 1.111(c).

Fleck et al, U.S. Patent Number 6,085,315 has taught a data processing device with a loop pipeline.

Byrne U.S. Patent Number 5,537,606 has taught using loop setup instructions.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles A Harkness whose telephone number is 703-305-7579. The examiner can normally be reached on 8:00 A.M. – 5:30 P.M. with every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 703-305-9712. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-7579.

Charles Allen Harkness

Patent Examiner

Art Unit 2183

Art Unit: 2183

November 13, 2003

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

Page 16